-
Notifications
You must be signed in to change notification settings - Fork 2
For Contributors
This page provides a list of helpful links to reference during the development process.
LLVM-Project Project List: Flang features to be implemented
Caffeine post on LLVM Discourse
Guidelines for creating design documents
After the above guidelines for creating design documents were established, here are some examples of design documents or design document review processes:
Example of review process for a design document
Example of a simple design doc and the review process for the code that implements this design.
Draft for Coarray Fortran Runtime Design Doc
MLIR Tutorials:
MLIR Documentation: Creating a Dialect
MLIR Tutorial: Building a Compiler with MLIR
How to lower a Fortran intrinsic in LLVM/Flang
2019 LLVM Developers’ Meeting: E. Schweitz “An MLIR Dialect for High-Level Optimization of Fortran”
2020 LLVM Developers’ Meeting: M. Amini & R. Riddle “MLIR Tutorial”
2020 LLVM Developers’ Meeting: “Common MLIR Dialect for C/C++ and Fortran”
2021 LLVM Developers’ Meeting: “Introduction to the Flang Frontend”
2022 LLVM Performance Workshop at CGO - A walk through Flang OpenMP lowering: From FIR to LLVMIR
2022 LLVM Performance Workshop at CGO - A walk through Flang OpenMP lowering: From FIR to LLVMIR
2022 EuroLLVM Developers’ Meeting: “How to write a new compiler driver? The LLVM Flang perspective.”
- f18 project NCAR Kernels testing
- NCAR Climate/Weather Kernels
- Gary Klimowicz Fortran examples
- F18 "not yet implemented" spreadsheet
- LLVM Project Boards
11.6.1 (Fortran 2018) Image control statements (Fortran 2023 11.7.1)
18.3.5 (Fortran 2018)
1 A Fortran variable that is a named array is interoperable if and only if its type and type parameters are interoperable, it is not a coarray, it is of explicit shape or assumed size, and if it is of type character its length is not assumed or declared by an expression that is not a constant expression.
7.5.6.3 (Fortran 2018) When finalization occurs
C.11.1.1 (Fortran 2018) Relaxed memory model